SCBS665C - JUNE 1996 - REVISED JUNE 2004

•	Members of the Texas Instruments Widebus™ Family	SN54ABT162841 WD PACKAGE SN74ABT162841 DGG OR DL PACKAGE (TOP VIEW)				
•	Output Ports Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required	10E [1Q1 [5] 1LE		
•	Typical V _{OLP} (Output Ground Bounce) <0.8 V at V _{CC} = 5 V, T _A = 25°C	1Q2 [GND [4 53	1D2 GND		
•	High-Impedance State During Power Up and Power Down	1Q3 [1Q4 [6 51	2] 1D3		
•	I _{off} and Power-Up 3-State Support Hot Insertion	V _{CC} [1Q5 [1Q6 [8 49) V _{CC}) 1D5 3 1D6		
•	Distributed V _{CC} and GND Pins Minimize High-Speed Switching Noise	1Q7 [GND [10 47	1D7 GND		
•	Flow-Through Architecture Optimizes PCB Layout	1Q8 [1Q9 [12 45	5 1D8 4 1D9		
•	Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17	1Q10 [2Q1 [15 42	3 1D10 2 2D1		
desc	ription/ordering information	2Q2 [2Q3 [GND [17 40	2D2 2D3 0 GND		
I	These 20-bit transparent D-type latches feature noninverting 3-state outputs designed specifically	2Q4 [2Q5 [19 38	2D4 2D5		
I	for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O	2Q6 [V _{CC} [207 [21 36 22 35	2D6 V _{CC}		

suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 'ABT162841 devices can be used as two 10-bit latches or one 20-bit latch. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

2Q2	16	41	2D2
2Q3 [17	40	2D3
GND [18	39] GND
2Q4 [19	38] 2D4
2Q5 [20	37	2D5
2Q6 [21	36	2D6
V _{CC} [22	35]v _{cc}
2Q7 [23	34	2D7
2Q8 [24	33	2D8
GND [25	32] GND
2Q9 [26	31	2D9
2Q10 [27	30	2D10
2 <mark>0E</mark> [28	29	2LE
			,

ORDERING INFORMATION

TA	PACK	AGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP - DL	Tube	SN74ABT162841DL	ADT400044
–40°C to 85°C	550P - DL	Tape and reel	SN74ABT162841DLR	ABT162841
	TSSOP – DGG	Tape and reel	SN74ABT162841DGGR	ABT162841
–55°C to 125°C	CFP – WD	Tube	SNJ54ABT162841WD	SNJ54ABT162841WD

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters



Copyright © 2004, Texas Instruments Incorporated

SN54ABT162841, SN74ABT162841 20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS665C - JUNE 1996 - REVISED JUNE 2004

description/ordering information (continued)

A buffered output-enable (1OE or 2OE) input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

The outputs, which are designed to sink up to 12 mA, include equivalent 25- Ω series resistors to reduce overshoot and undershoot.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

To ensure the high-impedance state during power up or power down, OE shall be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

OE does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


	INPUTS		OUTPUT
OE	LE	Q	
L	Н	Н	Н
L	Н	L	L
L	L	Х	Q ₀
н	Х	Х	z

FUNCTION TABLE (each 10-bit latch)



SCBS665C - JUNE 1996 - REVISED JUNE 2004

logic diagram (positive logic)



To Nine Other Channels

To Nine Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, I _O	30 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 2): DGG package	64°C/W
DL package	56°C/W
Storage temperature range, T _{stg}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			SN54ABT	162841	SN74ABT	162841	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage	2	Å	2		V	
VIL	Low-level input voltage		\$ 0.8		0.8	V	
VI	Input voltage	0	Vcc	0	VCC	V	
ЮН	High-level output current		1	-3		-12	mA
IOL	Low-level output current		lu c	8		12	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled	07	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		2 200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS665C - JUNE 1996 - REVISED JUNE 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

_				Т	A = 25°C	;	SN54ABT	162841	SN74ABT	162841		
F	PARAMETER	TEST C	ONDITIONS	MIN	TYP†	MAX	MIN MAX		MIN MAX		UNIT	
VIK		V _{CC} = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 V,$	$I_{OH} = -1 \text{ mA}$	2.5			2.5		2.5			
		V _{CC} = 5 V,	$I_{OH} = -1 \text{ mA}$	3	3 3		3		v			
VOH			$I_{OH} = -3 \text{ mA}$	2.4			2.4		2.4		V	
		V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2*					2			
Vo		I _{OL} = 8 mA			0.4			0.8		0.65	V	
VOL		V _{CC} = 4.5 V			0.8*					0.8	V	
V _{hys}					100							
II		$V_{CC} = 0$ to 5.5 $V_I = V_{CC}$ or GI			±1		±1		±1	μA		
IOZPU	J	$V_{CC} = 0 \text{ to } 2.1$ $V_{O} = 0.5 \text{ V to } 2$			±50		±50		±50	μA		
IOZPE)	$V_{CC} = 2.1 \text{ V to}$ $V_{O} = 0.5 \text{ V to} 2$			±50	070	±50		±50	μΑ		
IOZH		$V_{CC} = 2.1 \text{ V}$ to $V_{O} = 2.7 \text{ V}$, $\overline{\text{OE}}$				10	200h	10		10	μA	
I _{OZL}		$V_{CC} = 2.1 \text{ V}$ to $V_{O} = 0.5 \text{ V}$, $\overline{\text{OE}}$	5.5 V, ≥ 2 V			-10	Q	-10		-10	μA	
loff		V _{CC} = 0,	V _I or V _O \leq 4.5 V			±100				±100	μA	
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		50		50	μΑ	
10‡		V _{CC} = 5.5 V,	V _O = 2.5 V	-25	-75	-100	-25	-100	-25	-100	mA	
	Outputs high					0.5		0.5		0.5		
ICC	Outputs low	$V_{CC} = 5.5 V, I_{C}$ VI = V_{CC} or GI				89		89		89	mA	
	Outputs disabled					0.5		0.5		0.5		
∆ICC§	à la	$V_{CC} = 5.5 V, C$ Other inputs at	one input at 3.4 V, V _{CC} or GND			1.5		1.5		1.5	.5 mA	
Ci		V _I = 2.5 V or 0.	5 V		3.5						pF	
Co		$V_{O} = 2.5 V \text{ or } 0$).5 V		9						pF	

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5$ V.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V _{CC} = 5 V, T _A = 25°C	SN54ABT162841	SN74ABT162841	UNIT
		MIN MAX	MIN MAX	MIN MAX	
tw	Pulse duration, LE high or low	4	4 5 5	4	ns
t _{su}	Setup time, data before LE \downarrow	0.8	0.8	0.8	ns
t _h	Hold time, data after LE \downarrow	1.8	1,8	1.8	ns




SN54ABT162841, SN74ABT162841 **20-BIT BUS-INTERFACE D-TYPE LATCHES** WITH 3-STATE OUTPUTS SCBS665C – JUNE 1996 – REVISED JUNE 2004

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	FROM TO (INPUT) (OUTPUT)	V(T	V _{CC} = 5 V, T _A = 25°C			SN54ABT162841		SN74ABT162841			
	(INPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX			
^t PLH	D	0	2.1	3.5	4.5	2.1	5.7	2.1	5.2			
^t PHL		D	D	D	Q	3	4.3	5.3	3	6.2	3	6
^t PLH		0	2.1	3.5	4.5	2.1	5.6	2.1	5.4			
^t PHL	LE	Q	2.8	4.1	5.1	2.8	6.1	2.8	5.8	ns		
^t PZH	OE	0	2	3.6	4.7	2	5.8	2	5.7			
^t PZL	OE	Q	3	4.6	5.7	83	6.7	3	6.5	ns		
^t PHZ	ŌĒ	0	2.6	4.3	5.7	2.6	6.6	2.6	6.5	20		
^t PLZ	UE	Q	2.2	3.6	5.8	2.2	8.4	2.2	7.1	ns		



SCBS665C - JUNE 1996 - REVISED JUNE 2004



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_I includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω, t_f \leq 2.5 ns. t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74ABT162841DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ABT162841DGGRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ABT162841DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT162841DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT162841DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT162841DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT162841DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT162841DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74ABT162841DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



PACKAGE MATERIALS INFORMATION

11-Mar-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT162841DGGR	TSSOP	DGG	56	2000	346.0	346.0	41.0
SN74ABT162841DLR	SSOP	DL	56	1000	346.0	346.0	49.0

MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated